Epson CMOS 32-Bit Single Chip Microcomputer S1C33L03 Manual de usuario Pagina 30
- Pagina / 181
- Tabla de contenidos
- MARCADORES
Valorado. / 5. Basado en revisión del cliente
5 INSTRUCTION SET
22
EPSON
S1C33 FAMILY C33 PE CORE MANUAL
5.5 Addressing Modes (without ext extension)
The instruction set of the C33 PE Core, as with the S1C33 series, has six discrete addressing modes, as described
below. The processor determines the addressing mode according to the operand in each instruction before it
accesses data.
(1) Immediate addressing
(2) Register direct addressing
(3) Register indirect addressing
(4) Register indirect addressing with postincrement
(5) Register indirect addressing with displacement
(6) Signed PC relative addressing
5.5.1 Immediate Addressing
The immediate included in the instruction code that is indicated as immX (unsigned immediate) or signX (signed
immediate) is used as the source data. The immediate size specifiable in each instruction is indicated by a numeral
in the symbol (e.g.,
imm4 = unsigned 4 bits; sign6 = signed 6 bits). For signed immediates such as sign6, the most
significant bit is the sign bit, which is extended to 32 bits when the instruction is executed.
Example: ld.w %r0,0x30
Before execution r0 = 0x
XXXXXXXX
After execution r0 = 0xFFFFFFF0
The immediate
sign6 can represent values in the range of +31 to -32 (0b011111 to 0b100000).
Except in the case of shift-related and bit-manipulating instructions, immediate data can be extended to a maximum
of 32 bits by a combined use of the operand value and the
ext instruction.
Example: ext imm13 (1)
ext imm13 (2)
ld.w %r0,sign6
r0 after execution
imm13 (1)r0
31 19 18
imm13 (2)
6
sign6
5 0
5.5.2 Register Direct Addressing
The content of a specified register is used directly as the source data. Furthermore, if this addressing mode is
specified as the destination for an instruction that loads the result in a register, the result is loaded in this specified
register. The instructions that have the following symbols as the operand are executed in this addressing mode.
%rs rs is a metasymbol indicating the general-purpose register that holds the source data to be operated on or
transferred. The register is actually written as
%r0, %r1, ... or %r15.
%rd rd is a metasymbol indicating the general-purpose register that is the destination for the result of operation.
The register is actually written as
%r0, %r1, ... or %r15. Depending on the instruction, it will also be used
as the source data.
%ss ss is a metasymbol indicating the special register that holds the source data to be transferred to a general-
purpose register.
%sd sd is a metasymbol indicating the special register to which data is to be loaded from a general-purpose
register.
- S1C33 Family C33 PE 1
- CONTENTS 5
- 1 Summary 9
- 1.2.1 Instructions 10
- 1.2.2 Registers 11
- 2 Registers 12
- Processor Status Register 13
- 2 REGISTERS 14
- EPSON 14
- 2.4 Stack Pointer (SP) 15
- 0xFFFFFFFF 16
- 0x00000000 16
- 0x00060000 18
- 2.9.2 Special Registers 20
- Byte 38-bit data 21
- SSSSSSSS 22
- Example: ld.w %rd,%rs 24
- Example: ld.w %rd,[%rb] 24
- Example: ld.w [%rb],%rs 24
- 4 Address Map 25
- 5 Instruction Set 26
- 5 INSTRUCTION SET 27
- Table 5.1.2 Symbol Meanings 27
- 5.4 Instructions Removed 29
- 5.5.1 Immediate Addressing 30
- Extension of imm6 33
- Extension of sign6 33
- Adding displacement to [%rb] 34
- 00000000 35
- Data + imm26 36
- New address 37
- 5.10 Multiply Instructions 42
- Before execution of pushn 45
- Before execution of push 46
- Before execution of pop 46
- Branch destination address 47
- 5.16 Swap Instructions 53
- 5.17 Other Instructions 54
- 6 Functions 55
- 6.2 Program Execution 56
- 6 FUNCTIONS 57
- Added instructions 59
- 6.3.1 Priority of Exceptions 60
- TTBR[31:10] 61
- Vector code (10 bits) 61
- 6.3.3 Exception Handling 62
- 6.3.4 Reset 62
- 6.3.6 NMI 63
- 6.3.7 Software Exceptions 63
- 6.3.10 ext Exception 64
- 6.4 Power-Down Mode 65
- 6.5 Debug Circuit 66
- 6.6 Coprocessor Interface 67
- 7 Details of Instructions 68
- IE C V Z N 100
- (after execution) 156
- Sign bit 166
- 8 716 1524 23 173
- (in Order of Codes) 177
- Class 4 (1) 179
- Class 4 (2) 179
- Class 5 (1) 179
- Class 5 (2) 179
Relacionado con productos y manuales para Barebones Pc / Estación De Trabajo Epson CMOS 32-Bit Single Chip Microcomputer S1C33L03
(128 paginas)© 2020, manymanuals.es. Todos los derechos reservados | 0.166 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Comentarios a estos manuales