
6 FUNCTIONS
S1C33 FAMILY C33 PE CORE MANUAL
EPSON
51
Added instructions
Table 6.2.2.3 Number of Instruction Execution Cycles and Flag Status (Added Instructions)
Classification
Branch
System control
Coprocessor control
Other
jpr
jpr.d
psrset
psrclr
ld.c
ld.c
do.c
ld.cf
swaph
push
pop
pushs
pops
%rb
imm5
imm5
%rd,imm4
imm4,%rs
imm6
%rd,%rs
%rs
%rd
%ss
%sd
Mnemonic
Remark
Cycle
2–3 (∗3)
3
3
1
1
1
3
1
2
1
2–3 (∗6)
2–3 (∗6)
C
–
↔
↔
–
–
–
↔
–
–
–
–
–
V
–
↔
↔
–
–
–
↔
–
–
–
–
–
Z
–
↔
↔
–
–
–
↔
–
–
–
–
–
N
–
↔
↔
–
–
–
↔
–
–
–
–
–
Flag
∗1 Three cycles when the branch conditions are satisfied and the instruction is not a delayed branch instruction
∗2 Zero cycles when lookahead decoding is possible
∗3 When a branch instruction does not involve a delayed branch (not accompanied by the extension “.d”),
a 1-instruction equivalent blank time occurs, as no instructions are executed during a branch; therefore,
apparently +1 cycle.
∗4 +1 cycle when ext is used
∗5 Three cycles when %psr is specified
∗6 Two cycles when %alr is specified or three cycles when %ahr is specified
In the C33 PE Core, no interlock cycle is generated.
Comentarios a estos manuales